기치
범용 논리
| 그림 | PN | 설명 | 전압 범위 | 핀 개수 | 패키지 |
|---|---|---|---|---|---|
|
AiP74LV164 | 8-bit serial-in/parallel-out shift register | 1.0-5.5 | 14 | DIP14/SOP14/TSSOP14 |
-17796936498JzHA8bMHC.jpg)
|
AiP74LVC157 | Quad 2-Input Multiplexer | 1.2~5.5 | 16 | DIP16/SOP16/TSSOP16/DHVQFN16 |
-1779693481jrrYxbVBTi.jpg)
|
AiP74LVC139 | Dual 2-to-4 Line Decoder/Demultiplexer | 1.2~5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1779693133dIbX4EsSAD.jpg)
|
AiP74LVC138 | 3-to-8 Line Decoder/Demultiplexer; Inverting | 1.2~5.5 | 16 | DIP16/SOP16/TSSOP16/DHVQFN16 |
|
AiP74LVC132 | Quad 2-input Nand Schmitt Trigger | 1.2~5.5 | 14 | SOP14/TSSOP14 |
-1779692541qzB3rff7En.jpg)
|
AiP74LVC126 | Quad Buffer/Line Driver; 3-State | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779692383WGhaDlnoRQ.jpg)
|
AiP74LV126 | Quad buffer/line driver (3-state) | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779691913CHQ8Caj4ZW.jpg)
|
AiP74LVC125 | Quad Buffer/Line Driver; 3-State | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14 |
-17796917984S8bSfWb1n.jpg)
|
AiP74LV125 | Quad buffer/line driver (3-state) | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779691582R6GvYtf35w.jpg)
|
AiP74LVC74 | Dual D-type flip-flop with set and reset; positive-edge trigger | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779691248s5WpQi2bkz.jpg)
|
AiP74LVC32 | Quad 2-Input Or Gate | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14 |
-1779691104EPwpg6Iih3.jpg)
|
AiP74LV32 | Quad 2-input OR gate | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
메시지를 남겨주세요
언어
IPv6 네트워크 지원