



AiP74LVT16373

16bit D-type transparent latch; 3-state

Product Specification

Specification Revision History:

Version	Date	Description
2017-12-A1	2017-12	New
2023-04-B1	2023-04	Update the template



Contents

1、 General Description.....	3
2、 Block Diagram And Pin Description	5
2.1、 Block Diagram	5
2.2、 Pin Configurations.....	6
2.3、 Pin Description	6
2.4、 Function Table.....	7
3、 Electrical Parameter	7
3.1、 Absolute Maximum Ratings.....	7
3.2、 Recommended Operating Conditions	8
3.3、 Electrical Characteristics	8
3.3.1、 DC Characteristics 1	8
3.3.2、 DC Characteristics 2	10
3.3.3、 AC Characteristics 1	11
3.3.4、 AC Characteristics 2	12
4、 Testing Circuit	13
4.1、 AC Testing Circuit	13
4.2、 Test Data	13
4.3、 AC Testing Waveforms.....	14
4.4、 Measurement Points	15
5、 Package Information	16
5.1、 TSSOP48.....	16
6、 Statements And Notes	17
6.1、 The name and content of Hazardous substances or Elements in the product.....	17
6.2、 Notes	17



1、 General Description

The AiP74LVT16373 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is HIGH, the Q outputs follow the data (D) inputs. When latch enable is taken LOW, the Q outputs are latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition.

Features:

- 16-bit transparent latch
- 3-state buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5V bus
- Specified from -40°C to +125°C
- Packaging information: TSSOP48

**Ordering Information:****Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP74LVT16373 TA48.TB	TSSOP48	74LVT16373	38 PCS/tube	100 tube/box	3800 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm

Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP74LVT16373 TA48.TR	TSSOP48	74LVT16373	2000 PCS/reel	2000 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol





Figure 3. Logic diagram

2.2、Pin Configurations



2.3、Pin Description

Pin No.	Pin Name	Description
47,46,44,43,41,40,38,37	1D0,1D1,1D2,1D3,1D4,1D5,1D6,1D7	data inputs
36,35,33,32,30,29,27,26	2D0,2D1,2D2,2D3,2D4,2D5,2D6,2D7	data inputs
2,3,5,6,8,9,11,12	1Q0,1Q1,1Q2,1Q3,1Q4,1Q5,1Q6,1Q7	data outputs
13,14,16,17,19,20,22,23	2Q0,2Q1,2Q2,2Q3,2Q4,2Q5,2Q6,2Q7	data outputs
1,24	$\overline{1OE}, \overline{2OE}$	output enable inputs (active LOW)
48,25	1LE,2LE	Latch Enable inputs (active HIGH)
4,10,15,21,28,34,39,45	GND	ground (0V)
7,18,31,42	V _{CC}	supply voltage



2.4、Function Table

Operating mode	Inputs			Internal latches	Outputs nQn
	$\overline{\text{nOE}}$	nLE	nDn		
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	↓	l	L	L
	L	↓	h	H	H
Hold	L	L	X	NC	NC
Latch register and disable outputs	H	L	X	NC	Z
	H	H	nDn	nDn	Z

Note:

H=HIGH voltage level;

L=LOW voltage level;

↓=HIGH-to-LOW LE transition;

h=HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

l=LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

X=don't care;

NC=No change;

Z=high-impedance OFF-state.

3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V_{CC}	-	-0.5	+4.6	V
input voltage	V_I	- ^[1]	-0.5	+7.0	V
output voltage	V_O	output in OFF-state or HIGH-state ^[1]	-0.5	+7.0	V
input clamping current	I_{IK}	$V_I < 0V$	-50	-	mA
output clamping current	I_{OK}	$V_O < 0V$	-50	-	mA
output current	I_O	output in LOW-state	-	128	mA
		output in HIGH-state	-64	-	mA
storage temperature	T_{stg}	-	-65	+150	°C
junction temperature	T_j	- ^[2]	-	+150	°C
Soldering temperature	T_L	10s	260		°C

Note:

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.



3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{CC}	-	2.7	-	3.6	V
input voltage	V_I	-	0	-	5.5	V
input transition rise and fall rate	$\Delta t/\Delta V$	outputs enabled	-	-	10	ns/V
ambient temperature	T_{amb}	in free-air	-40	-	+125	°C

3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
input clamping voltage	V_{IK}	$V_{CC}=2.7\text{V}; I_{IK}=-18\text{mA}$	-	-0.85	-1.2	V	
HIGH-level input voltage	V_{IH}	-	2.0	-	-	V	
LOW-level input voltage	V_{IL}	-	-	-	0.8	V	
HIGH-level output voltage	V_{OH}	$V_{CC}=2.7\text{V}$ to $3.6\text{V}; I_{OH}=-100\mu\text{A}$	$V_{CC}-0.2$	V_{CC}	-	V	
		$V_{CC}=2.7\text{V}; I_{OH}=-8\text{mA}$	2.4	2.5	-	V	
		$V_{CC}=3.0\text{V}; I_{OH}=-32\text{mA}$	2.0	2.3	-	V	
LOW-level output voltage	V_{OL}	$V_{CC}=2.7\text{V}; I_{OL}=100\mu\text{A}$	-	0.07	0.2	V	
		$V_{CC}=2.7\text{V}; I_{OL}=24\text{mA}$	-	0.3	0.5	V	
		$V_{CC}=3.0\text{V}; I_{OL}=16\text{mA}$	-	0.25	0.4	V	
		$V_{CC}=3.0\text{V}; I_{OL}=32\text{mA}$	-	0.3	0.5	V	
		$V_{CC}=3.0\text{V}; I_{OL}=64\text{mA}$	-	0.4	0.55	V	
HIGH-level output current	I_{OH}	-	-	-	-32	mA	
LOW-level output current	I_{OL}	-	-	-	32	mA	
		current duty cycle $\leq 50\%$; $f\geq 1\text{kHz}$	-	-	64	mA	
power-up LOW-level output voltage	$V_{OL(pu)}$	$V_{CC}=3.6\text{V}; I_O=1\text{mA}; V_I=V_{CC}$ or GND ^[2]	-	0.1	0.55	V	
input leakage current	I_I	all input pins $V_{CC}=0\text{V}$ or $3.6\text{V}; V_I=5.5\text{V}$	-	-	10	μA	
		control pins $V_{CC}=3.6\text{V}; V_I=V_{CC}$ or GND	-	-	± 1	μA	
		data pins ^[3]	$V_{CC}=3.6\text{V}; V_I=V_{CC}$	-	-	1	μA
			$V_{CC}=3.6\text{V}; V_I=0\text{V}$	-	-	-5	μA
power-off leakage current	I_{OFF}	$V_{CC}=0\text{V}; V_I$ or $V_O=0\text{V}$ to 4.5V	-	-	± 100	μA	
bus hold LOW current	I_{BHL}	nDn input; $V_{CC}=3\text{V}; V_I=0.8\text{V}$	75	135	-	μA	
bus hold HIGH current	I_{BHH}	nDn input; $V_{CC}=3\text{V}; V_I=2.0\text{V}$	-75	-135	-	μA	



bus hold LOW overdrive current	I_{BHLO}	nDn input; $V_{CC}=3.6V$; $V_I=0V$ to $3.6V^{[4]}$	500	-	-	μA	
bus hold HIGH overdrive current	I_{BHHO}	nDn input; $V_{CC}=3.6V$; $V_I=0V$ to $3.6V^{[4]}$	-	-	-500	μA	
output high leakage current	I_{CEX}	nQn output in HIGH-state when $V_O > V_{CC}$; $V_O=5.5V$; $V_{CC}=3.0V$	-	-	125	μA	
power-up/ power-down output current	$I_{O(pu/pd)}$	$V_{CC} \leq 1.2V$; $V_O=0.5V$ to V_{CC} ; $V_I=GND$ or V_{CC} ; n OE =don't care ^[5]	-	-	± 100	μA	
OFF-state output current	I_{OZ}	$V_{CC}=3.6V$; $V_I=V_{IH}$ or V_{IL}	$V_O=3.0V$	-	-	5	μA
			$V_O=0.5V$	-	-	-5	μA
supply current	I_{CC}	$V_{CC}=3.6V$; $V_I=GND$ or V_{CC} ; $I_O=0A$	output HIGH	-	-	0.12	mA
			output LOW	-	-	0.12	mA
			outputs disabled ^[6]	-	-	0.12	mA
additional supply current	ΔI_{CC}	per input pin; $V_{CC}=3.0V$ to $3.6V$; one input at $V_{CC}-0.6V$ and other inputs at V_{CC} or $GND^{[7]}$	-	-	0.2	mA	
input capacitance	C_I	$V_I=0V$ or $3.0V$	-	3	-	pF	
output capacitance	C_O	outputs disabled; $V_O=0V$ or $3.0V$	-	9	-	pF	

Note:

[1] All typical values are measured at $V_{CC}=3.3V$ and $T_{amb}=25^\circ C$.

[2] For valid test results, data must not be loaded into the latches after applying power.

[3] Unused pins at V_{CC} or GND .

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

[5] This parameter is valid for any V_{CC} between $0V$ and $1.2V$ with a transition time of up to $10ms$. From $V_{CC}=1.2V$ to $V_{CC}=3.3V \pm 0.3V$ a transition time of $100\mu s$ is permitted. This parameter is valid for $T_{amb}=25^\circ C$ only.

[6] I_{CC} is measured with outputs pulled to V_{CC} or GND .

[7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND .



3.3.2、DC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
input clamping voltage	V_{IK}	$V_{CC}=2.7\text{V}; I_{IK}=-18\text{mA}$	-	-	-1.2	V	
HIGH-level input voltage	V_{IH}	-	2.0	-	-	V	
LOW-level input voltage	V_{IL}	-	-	-	0.8	V	
HIGH-level output voltage	V_{OH}	$V_{CC}=2.7\text{V}$ to $3.6\text{V}; I_{OH}=-100\mu\text{A}$	$V_{CC}-0.2$	-	-	V	
		$V_{CC}=2.7\text{V}; I_{OH}=-8\text{mA}$	2.4	-	-	V	
		$V_{CC}=3.0\text{V}; I_{OH}=-32\text{mA}$	2.0	-	-	V	
LOW-level output voltage	V_{OL}	$V_{CC}=2.7\text{V}; I_{OL}=100\mu\text{A}$	-	-	0.2	V	
		$V_{CC}=2.7\text{V}; I_{OL}=24\text{mA}$	-	-	0.5	V	
		$V_{CC}=3.0\text{V}; I_{OL}=16\text{mA}$	-	-	0.4	V	
		$V_{CC}=3.0\text{V}; I_{OL}=32\text{mA}$	-	-	0.5	V	
		$V_{CC}=3.0\text{V}; I_{OL}=64\text{mA}$	-	-	0.55	V	
HIGH-level output current	I_{OH}	-	-	-	-32	mA	
LOW-level output current	I_{OL}	-	-	-	32	mA	
		current duty cycle $\leq 50\%$; $f\geq 1\text{kHz}$	-	-	64	mA	
power-up LOW-level output voltage	$V_{OL(pu)}$	$V_{CC}=3.6\text{V}; I_O=1\text{mA}; V_I=V_{CC}$ or GND ^[2]	-	-	0.55	V	
input leakage current	I_I	all input pins $V_{CC}=0\text{V}$ or $3.6\text{V}; V_I=5.5\text{V}$	-	-	10	μA	
		control pins $V_{CC}=3.6\text{V}; V_I=V_{CC}$ or GND	-	-	± 1	μA	
		data pins ^[3]	$V_{CC}=3.6\text{V}; V_I=V_{CC}$	-	-	1	μA
			$V_{CC}=3.6\text{V}; V_I=0\text{V}$	-	-	-5	μA
power-off leakage current	I_{OFF}	$V_{CC}=0\text{V}; V_I$ or $V_O=0\text{V}$ to 4.5V	-	-	± 100	μA	
bus hold LOW current	I_{BHL}	nDn input; $V_{CC}=3\text{V}; V_I=0.8\text{V}$	75	-	-	μA	
bus hold HIGH current	I_{BHH}	nDn input; $V_{CC}=3\text{V}; V_I=2.0\text{V}$	-75	-	-	μA	
bus hold LOW overdrive current	I_{BHLO}	nDn input; $V_{CC}=3.6\text{V}; V_I=0\text{V}$ to 3.6V ^[4]	500	-	-	μA	
bus hold HIGH overdrive current	I_{BHHO}	nDn input; $V_{CC}=3.6\text{V}; V_I=0\text{V}$ to 3.6V ^[4]	-	-	-500	μA	
output high leakage current	I_{CEX}	nQn output in HIGH-state when $V_O>V_{CC}; V_O=5.5\text{V}; V_{CC}=3.0\text{V}$	-	-	125	μA	
power-up/ power-down output current	$I_{O(pu/pd)}$	$V_{CC}\leq 1.2\text{V}; V_O=0.5\text{V}$ to $V_{CC}; V_I=\text{GND}$ or $V_{CC};$ n OE =don't care ^[5]	-	-	± 100	μA	
OFF-state output	I_{OZ}	$V_{CC}=3.6\text{V}; V_O=3.0\text{V}$	-	-	5	μA	



current		$V_I=V_{IH}$ or V_{IL}	$V_O=0.5V$	-	-	-5	uA
supply current	I_{CC}	$V_{CC}=3.6V$; $V_I=GND$ or V_{CC} ; $I_O=0A$	output HIGH	-	-	0.12	mA
			output LOW	-	-	0.12	mA
			outputs disabled ^[6]	-	-	0.12	mA
additional supply current	ΔI_{CC}	per input pin; $V_{CC}=3.0V$ to $3.6V$; one input at $V_{CC}-0.6V$ and other inputs at V_{CC} or GND ^[7]		-	-	0.2	mA

Note:

[1] All typical values are measured at $V_{CC}=3.3V$ and $T_{amb}=25^\circ C$.

[2] For valid test results, data must not be loaded into the latches after applying power.

[3] Unused pins at V_{CC} or GND .

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

[5] This parameter is valid for any V_{CC} between $0V$ and $1.2V$ with a transition time of up to $10ms$. From $V_{CC}=1.2V$ to $V_{CC}=3.3V \pm 0.3V$ a transition time of $100\mu s$ is permitted. This parameter is valid for $T_{amb}=25^\circ C$ only.

[6] I_{CC} is measured with outputs pulled to V_{CC} or GND .

[7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND .

3.3.3. AC Characteristics 1

($T_{amb}=-40^\circ C$ to $+85^\circ C$, voltages are referenced to GND (ground= $0V$), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
LOW to HIGH propagation delay	t_{PLH}	nDn to nQn; see Figure 5	$V_{CC}=2.7V$	-	-	6.3	ns
			$V_{CC}=3.0V$ to $3.6V$	0.5	2.5	5.5	ns
HIGH to LOW propagation delay	t_{PHL}	nDn to nQn; see Figure 5	$V_{CC}=2.7V$	-	-	6.3	ns
			$V_{CC}=3.0V$ to $3.6V$	0.5	2.7	5.5	ns
LOW to HIGH propagation delay	t_{PLH}	nLE to nQn; see Figure 6	$V_{CC}=2.7V$	-	-	7.6	ns
			$V_{CC}=3.0V$ to $3.6V$	0.5	2.9	6.7	ns
HIGH to LOW propagation delay	t_{PHL}	nLE to nQn; see Figure 6	$V_{CC}=2.7V$	-	-	7.6	ns
			$V_{CC}=3.0V$ to $3.6V$	0.5	3.1	6.7	ns
OFF-state to HIGH propagation delay	t_{PZH}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	7.1	ns
			$V_{CC}=3.0V$ to $3.6V$	0.1	3.9	6.3	ns
OFF-state to LOW propagation delay	t_{PZL}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	6.6	ns
			$V_{CC}=3.0V$ to $3.6V$	0.1	3.6	6.0	ns
HIGH to OFF-state propagation delay	t_{PHZ}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	7.1	ns
			$V_{CC}=3.0V$ to $3.6V$	0.1	4.6	6.3	ns
LOW to OFF-state propagation delay	t_{PLZ}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	6.6	ns
			$V_{CC}=3.0V$ to $3.6V$	0.1	4.2	6.0	ns
set-up time HIGH	$t_{su(H)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	1.0	-	-	ns
			$V_{CC}=3.0V$ to $3.6V$	1.5	0.1	-	ns
set-up time LOW	$t_{su(L)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	2.0	-	-	ns
			$V_{CC}=3.0V$ to $3.6V$	2.0	0.3	-	ns
hold time HIGH	$t_{h(H)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	1.0	-	-	ns
			$V_{CC}=3.0V$ to $3.6V$	1.0	0	-	ns



hold time LOW	$t_{h(L)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	2.0	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.5	0	-	ns
pulse width HIGH	t_{WH}	nLE; see Figure 6	$V_{CC}=2.7V$	1.5	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.5	0.7	-	ns

Note:

[1] Typical values are at $V_{CC}=3.3V$ and $T_{amb}=25^{\circ}C$.

3.3.4、AC Characteristics 2

(T_{amb}=-40°C to +125°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
LOW to HIGH propagation delay	t_{PLH}	nDn to nQn; see Figure 5	$V_{CC}=2.7V$	-	-	7.6	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	6.6	ns
HIGH to LOW propagation delay	t_{PHL}	nDn to nQn; see Figure 5	$V_{CC}=2.7V$	-	-	7.6	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	6.6	ns
LOW to HIGH propagation delay	t_{PLH}	nLE to nQn; see Figure 6	$V_{CC}=2.7V$	-	-	9.1	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	8.1	ns
HIGH to LOW propagation delay	t_{PHL}	nLE to nQn; see Figure 6	$V_{CC}=2.7V$	-	-	9.1	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	8.1	ns
OFF-state to HIGH propagation delay	t_{pZH}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	8.5	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	7.6	ns
OFF-state to LOW propagation delay	t_{pZL}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	7.8	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	7.3	ns
HIGH to OFF-state propagation delay	t_{PHZ}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	8.5	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	7.6	ns
LOW to OFF-state propagation delay	t_{PLZ}	nOE to nQn; see Figure 7	$V_{CC}=2.7V$	-	-	7.8	ns
			$V_{CC}=3.0V$ to 3.6V	-	-	7.3	ns
set-up time HIGH	$t_{su(H)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	1.2	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.8	-	-	ns
set-up time LOW	$t_{su(L)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	2.4	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	2.4	-	-	ns
hold time HIGH	$t_{h(H)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	1.2	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.2	-	-	ns
hold time LOW	$t_{h(L)}$	nDn to nLE; see Figure 8	$V_{CC}=2.7V$	2.4	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.8	-	-	ns
pulse width HIGH	t_{WH}	nLE; see Figure 6	$V_{CC}=2.7V$	1.8	-	-	ns
			$V_{CC}=3.0V$ to 3.6V	1.8	-	-	ns

Note:

[1] Typical values are at $V_{CC}=3.3V$ and $T_{amb}=25^{\circ}C$.



4、Testing Circuit

4.1、AC Testing Circuit




Figure 4. Test circuit for measuring switching times

Definitions for test circuit:

R_L =Load resistance.

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.


V_{EXT} =Test voltage for switching times.

4.2、Test Data

Input				Load		V_{EXT}		
V_I	f_i	t_w	t_r, t_f	C_L	R_L	t_{PHZ}, t_{PZH}	t_{PLZ}, t_{PZL}	t_{PLH}, t_{PHL}
2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	50pF	500 Ω	GND	6V	open




4.3、 AC Testing Waveforms




V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 5. Input (nDn) to output (nQn) propagation delays




V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 6. Latch enable input (nLE) to data output (nQn) propagation delays and pulse width



V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 7. OFF-state to HIGH or LOW and HIGH or LOW to OFF-state propagation delays



The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 8. Input (nDn) to output (nLE) data set-up and hold times


4.4. Measurement Points

Input		Output		
V_I	V_M	V_M	V_X	V_Y
2.7V	1.5V	1.5V	$V_{OL}+0.3V$	$V_{OH}-0.3V$



5、Package Information

5.1、TSSOP48



Symbol	Dimensions (mm)	
	Min.	Max.
A	-	1.20
A1	0.03	0.15
A2	0.82	1.05
b	0.17	0.27
c	0.12	0.22
D	12.40	12.60
E	7.90	8.30
E1	6.00	6.20
e	0.50	
L	0.35	0.75
L1	1.00	
θ	0°	8°



6、 Statements And Notes

6.1、 The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、 Notes

We Recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.